


01. Block Diagram
02. System Setting
03. CPU_DMI/PEG/eDP/DDI
04. CPU_DDR4
05. CPU_GND
06. CPU_CFG/RSVD
07. CPU_XDP
08. CPU_PWR
09. CPU_PWR
10. CPU_POWER_CAP
11. TBT_Alpine-Ridge
12. TBT_TPS65982/Type C
13. TBT_PWR
14. DIM_DDR4 SO-DIMM A(0) TOP
15. DIM_DDR4 SO-DIMM B(0) TOP
16. DIM_DDR4 SO-DIMM A(1) BOT
18. DIM_CA/DQ Voltage
20. PCH-CPT(1)_IHDA/RTC/JTA
21. PCH-CPT(2)_PCIE/USB2/MISC
22. PCH-CPT(3)_CLK/LPC/USB3
23. PCH-CPT(4)_CRT/eDP/DP
24. PCH-CPT(5)_SPI
25. PCH-CPT(6)_GPIO
26. PCH-CPT(7)_POWER/GND
27. PCH-CPT(8)_POWER/GND
28. PCH-SPI ROM/OTH
29. PCH-XDP
30. KBC_IT8995
31. KBC_KB/TP
32. RST_Reset Circuit
33. LAN_RTL8111GUX-CG
34. LAN_RJ45 CON
36. AUD-ALC668
37. AUD-INT SPK/MIC
38. AUD_EXT Jack
39. AUD_INT WOOFER
40. <<TP/LED IO BD>>
42. <<CR_GL3213_IO_BD>>
43. CB_IO_CON
44. BUG_LPC
45. eDP_CON
46. CRT_CONN
47. Display Port
48. HDMI
49. USB_IO_CON
50. FAN_Thermal Sensor/Fan
51. NGFF_SSD CON
52. NGFF/HDD/ODD CON
53. USB3.0 Port
54. NGFF_WLAN/BT
55. <<USB3.0 IO BD>>
56. LED/Switch
57. DSG_Discharge
58. PRO_Protect
59. <<DC JACK IN IO BD>>
60. DC/BAT IN
63. <<Power Botton IO BD>>
65. ME_W2B CON/NUT
69. OTH_EMI Caps
70. GPU_PCIE I/F
71. GPU_POWER
72. GPU_FRAME BUFFER
73. VRAM-CHANNEL A
74. VRAM-CHANNEL B
76. GPU_CLOCK/STRAP/GPIO
78. GPU_LVDS/HDMI/Edp/DP/CRT
80. PW_SKYLAKE (1)
81. PW_SKYLAKE (2)
82. PW_SKYLAKE (3)
83. PW_+1.0VSUS
84. PW_+VCCIO
86. PW_1.2V/+VTT/2.5V
87. PW_+3VADSW/+5VSUS
88. PW_LOAD Switch
89. PW_CHARGER
90. PW_PROTECTION
91. PW_+NVDD
92. PW_+PEX_VDD
93. PW_+FBVDDQ
94. PW_THUNDERBOLT
97. PW_OV
99. PW_FLOW CHART
100. Power On Timing--AC mode
101. Power On Timing--DC mode
102. History

GL502VT Block Diagram

Skylake Platform



	Default	Use As	Signal Name	EXT PUPD	Power
0040	0	010	FWD_L40	01 1041	
0041	0	010	FWD_L40A	01 1042	
0042	0	010	FWD_L40B_L40C	01 1043	+750, 80
0043	0	010	FWD_L40D	01 1044	+750, 80
0044	0	010	FWD_L40E		
0045	0	010	FWD_L40F		
0046	0	010	FWD_L40G		
0047	0	010	112_L40H		
	Default	Use As	Signal Name	EXT PUPD	Power
0050	0	010	AC_1A_000	01 1050	+750
0051	1	011	112_000A	01 1051	+750
0052	0	010	112_000	01 1052	+750
0053	0	010	02_000B_FWD_000	01 1053	+750
0054	1	010	112_000		
0055	0	010	000A_000	01 1055	+750
0056	0	010	012_000	01 1056	+750
	Default	Use As	Signal Name	EXT PUPD	Power
0060	0	010	000_000A_000	01 1060	+750, 80
0061	0	010	000B_000	01 1061	+750, 80
0062	0	010	000C_000	01 1062	+750, 80
0063	0	010	000D_000	01 1063	+750, 80
0064	0	010	000E_000	01 1064	+750, 80
0065	0	010	000F_000	01 1065	+750, 80
0066	0	010	000G_000	01 1066	+750, 80
0067	0	010	000H_000	01 1067	+750, 80
0068	0	010	000I_000	01 1068	+750, 80
0069	0	010	000J_000	01 1069	+750, 80
0070	0	010	000K_000	01 1070	+750, 80
0071	0	010	000L_000	01 1071	+750, 80
0072	0	010	000M_000	01 1072	+750, 80
0073	0	010	000N_000	01 1073	+750, 80
0074	0	010	000O_000	01 1074	+750, 80
0075	0	010	000P_000	01 1075	+750, 80
0076	0	010	000Q_000	01 1076	+750, 80
0077	0	010	000R_000	01 1077	+750, 80
0078	0	010	000S_000	01 1078	+750, 80
0079	0	010	000T_000	01 1079	+750, 80
0080	0	010	000U_000	01 1080	+750, 80
0081	0	010	000V_000	01 1081	+750, 80
0082	0	010	000W_000	01 1082	+750, 80
0083	0	010	000X_000	01 1083	+750, 80
0084	0	010	000Y_000	01 1084	+750, 80
0085	0	010	000Z_000	01 1085	+750, 80

[illegible]

				EXT_PUPO	Power
0070	Default	Use A0	SIGNAL	EXT_PUPO	Power
0071	A0	GPIO	GPIO20	EXT_PUPO2_IN	+5V0_A0
0072	A0	GPIO	GPIO20	EXT_PUPO2_IN	+5V0_A0
0072	A1	GPIO	P_0000_L001	EXT_PUPO	+5V0_A0
0073	A1	GPIO	P_0000_L001	EXT_PUPO	+5V0_A0
0074	A1	GPIO	P_0000_L001	EXT_PUPO	+5V0_A0
0075	A1	GPIO	P_0000_L001	EXT_PUPO	+5V0_A0
0076	A1	GPIO	P_0000_L001	EXT_PUPO	+5V0_A0
0077	A1	GPIO	P_0000_L001	EXT_PUPO	+5V0_A0
	Default	Use A0	Signal	EXT_PUPO	Power
0080	A0	GPIO	GPIO20	EXT_PUPO2_IN	+5V0_A0
0081	A0	GPIO	GPIO20	EXT_PUPO2_IN	+5V0_A0
0082	1	GPIO	GPIO20/PWMLINK_070	EXT_PUPO2_IN	+5V0_A0
0083	001	GPIO	GPIO20/PWMLINK_070	EXT_PUPO2_IN	+5V0_A0
0084	001	GPIO	GPIO20/PWMLINK_070	EXT_PUPO2_IN	+5V0_A0
0085	001	GPIO	GPIO20/PWMLINK_070	EXT_PUPO2_IN	+5V0_A0
0086	001	GPIO	GPIO20/PWMLINK_070	EXT_PUPO2_IN	+5V0_A0
0087	001	GPIO	GPIO20/PWMLINK_070	EXT_PUPO2_IN	+5V0_A0
	Default	Use A0	Signal	EXT_PUPO	Power
0090	A1	PCI	PCI_L001	EXT_PUPO	+5V0_A1
0091	A1	PCI	PCI_L001	EXT_PUPO	+5V0_A1
0092	A1	PCI	P_0000_L001	EXT_PUPO	+5V0_A1

[illegible]

Device	Default	Use As	Signal Name	EXT PWR0	Power
US001	LAD0_0/IO0		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO1		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO2		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO3		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO4		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO5		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO6		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO7		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO8		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO9		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO10		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO11		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO12		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO13		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO14		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO15		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO16		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO17		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO18		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO19		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO20		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO21		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO22		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO23		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO24		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO25		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO26		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO27		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO28		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO29		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO30		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO31		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO32		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO33		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO34		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO35		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO36		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO37		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO38		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO39		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO40		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO41		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO42		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO43		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO44		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO45		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO46		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO47		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO48		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO49		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO50		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO51		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO52		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO53		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO54		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO55		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO56		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO57		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO58		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO59		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO60		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO61		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO62		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO63		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO64		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO65		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO66		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO67		1PC_A03_B/1PC_A03		
US001	LAD0_0/IO68		1PC_A03_C/1PC_A03		
US001	LAD0_0/IO69		1PC_A03_A/1PC_A03		
US001	LAD0_0/IO70		1PC_A03_B/1PC_A03		

11	PCIe #5	GBE	X,2	NA	11	PCIe #5	GBE	
12	PCIe #6				12	PCIe #6		
13	PCIe #7				13	PCIe #7		
14	PCIe #8				14	PCIe #8		
15	PCIe #9	SATA #0	GBE	X,2	Intel IRTS PCIe Storage Device #1	15	PCIe #9	SATA #0
16	PCIe #10	SATA #1				16	PCIe #10	SATA #1
17	PCIe #11					17	PCIe #11	
18	PCIe #12	GBE				18	PCIe #12	GBE
19	PCIe #13	SATA #0	GBE	X,2	Intel IRTS PCIe Storage Device #2	19	PCIe #13	SATA #0
20	PCIe #14					20	PCIe #14	
21	PCIe #15	SATA #2				21	PCIe #15	SATA #2
22	PCIe #16	SATA #3				22	PCIe #16	SATA #3
23	PCIe #17				Intel IRTS PCIe Storage Device #3	23	PCIe #17	
24	PCIe #18					24	PCIe #18	
25	PCIe #19	SATA #6				25	PCIe #19	SATA #6
26	PCIe #20	SATA #7				26	PCIe #20	SATA #7

N501VW Setting

DM BUS ADDRESS :

N501 Master	
S#-Bus Device	S#-Bus Address
on board memory CMA	
SD COMP A/CU	sdcm

DC Master (SMB1)		DC Master Address	
DC Slave Device		DC Slave Address	
Data Transfer Status			
CPU Monitor Status		YES	
Power Thermal Sensor		YES	

Device Identification		
CPU Element Name		
Ver	ARMV8-DAI00	AC11770
Part		

28	USEAND			USE
29	USEAND	USEAND PER1		USE
30	USEAND	USEAND		USE
31	USEAND / PERUSE	USEAND PER2		USE
32	USEAND / PERUSE	Conf. number(10)	USE	
33	PERUSE	SLAN	USE	
34	PERUSE / USE	name	USE	
35	PERUSE / USE		USE	
36	PERUSE		USE	
37	PERUSE		USE	
38	PERUSE		USE	
39	PERUSE / USE		USE	
40	PERUSE / USE		USE	
41	PERUSE / USE		USE	
42	PERUSE		USE	
43	PERUSE		USE	
44	PERUSE		USE	
45	PERUSE / USE		USE	
46	PERUSE / USE		USE	
47	PERUSE / USE		USE	
48	PERUSE / USE		USE	
49	PERUSE / USE		USE	
50	PERUSE / USE		USE	
51	PERUSE / USE		USE	
52	PERUSE / USE		USE	
53	PERUSE / USE		USE	
54	PERUSE / USE		USE	
55	PERUSE / USE		USE	
56	PERUSE / USE		USE	
57	PERUSE / USE		USE	
58	PERUSE / USE		USE	
59	PERUSE / USE		USE	
60	PERUSE / USE		USE	
61	PERUSE / USE		USE	
62	PERUSE / USE		USE	
63	PERUSE / USE		USE	
64	PERUSE / USE		USE	
65	PERUSE / USE		USE	
66	PERUSE / USE		USE	
67	PERUSE / USE		USE	
68	PERUSE / USE		USE	
69	PERUSE / USE		USE	
70	PERUSE / USE		USE	
71	PERUSE / USE		USE	
72	PERUSE / USE		USE	
73	PERUSE / USE		USE	
74	PERUSE / USE		USE	
75	PERUSE / USE		USE	
76	PERUSE / USE		USE	
77	PERUSE / USE		USE	
78	PERUSE / USE		USE	
79	PERUSE / USE		USE	
80	PERUSE / USE		USE	
81	PERUSE / USE		USE	
82	PERUSE / USE		USE	
83	PERUSE / USE		USE	
84	PERUSE / USE		USE	
85	PERUSE / USE		USE	
86	PERUSE / USE		USE	
87	PERUSE / USE		USE	
88	PERUSE / USE		USE	
89	PERUSE / USE		USE	
90	PERUSE / USE		USE	
91	PERUSE / USE		USE	
92	PERUSE / USE		USE	
93	PERUSE / USE		USE	
94	PERUSE / USE		USE	
95	PERUSE / USE		USE	
96	PERUSE / USE		USE	
97	PERUSE / USE		USE	
98	PERUSE / USE		USE	
99	PERUSE / USE		USE	
100	PERUSE / USE		USE	


28		
----	--	--

PCI-H H170 HSSIO		SKL_PCH-H HM170 HSSIO	
SSIO #1		1 USB3 #1 (OTG)	SSIO #1
SSIO #2		2 USB3 #2	SSIO #1
		3 USB3 #3	SSIO #2
		4 USB3 #4	
		5 USB3 #5	
		6 USB3 #6	
		7 USB3 #7	PCIE #1

[illegible]

Firmware
ESL0 MB Part1(Changed)
serve for USB1.1
serve for USB1.1
serve
ESL0 IO Part1
ESL0 IO Part2
Chipset

Main Board



The diagram illustrates the pinmux configuration for the BGA1440 package, showing connections for DP, HDMI, and EDP interfaces. The package is labeled U0301D and BGA1440.

DP (DisplayPort) Connections:

- DDI1_TXP0_DP (47) to K36
- DDI1_TXN0_DP (47) to K37
- DDI1_TXP1_DP (47) to J35
- DDI1_TXN1_DP (47) to J34
- DDI1_TXP2_DP (47) to H37
- DDI1_TXN2_DP (47) to H36
- DDI1_TXP3_DP (47) to J37
- DDI1_TXN3_DP (47) to J38
- DDI1_AUXP_DP (47) to D27
- DDI1_AUXN_DP (47) to E27

HDMI Connections:

- DDI2_TXP2_HDMI (48) to H34
- DDI2_TXN2_HDMI (48) to H33
- DDI2_TXP1_HDMI (48) to F37
- DDI2_TXN1_HDMI (48) to G38
- DDI2_TXP0_HDMI (48) to F34
- DDI2_TXN0_HDMI (48) to F35
- DDI2_TXP3_HDMI_CLK (48) to E37
- DDI2_TXN3_HDMI_CLK (48) to E36

EDP (Embedded DisplayPort) Connections:

- EDP_TXP[0] (D29) to E29
- EDP_TXN[0] (F28) to F28
- EDP_TXP[1] (E28) to B29
- EDP_TXN[1] (A29) to A29
- EDP_TXP[2] (B28) to B28
- EDP_TXN[2] (C28) to C28
- EDP_TXP[3] (C26) to C26
- EDP_TXN[3] (B26) to B26
- EDP_AUXP (D27) to D27
- EDP_AUXN (E27) to E27

Other Connections:

- PROC_AUDIO_CLK (G27) to G27
- PROC_AUDIO_SDI (G25) to G25
- PROC_AUDIO_SDO (G29) to G29
- AUD_AZACPU_CLK (G27) to G27
- AUD_AZACPU_SDO (G25) to G25
- AUD_AZACPU_SDI (G29) to G29

EDP Trace Length Note:

EDP_RCOMP's trace length <100mils

EDP_AUX of EDP Note:

AUX of EDP

EDP_DISP_UTIL Note:

EDP_DISP_UTIL

EDP_RCOMP Note:

EDP_RCOMP

EDP_TXN[0] Note:

EDP_TXN[0]

EDP_TXN[1] Note:

EDP_TXN[1]

EDP_TXN[2] Note:

EDP_TXN[2]

EDP_TXN[3] Note:

EDP_TXN[3]

EDP_TXP[0] Note:

EDP_TXP[0]

EDP_TXP[1] Note:

EDP_TXP[1]

EDP_TXP[2] Note:

EDP_TXP[2]

EDP_TXP[3] Note:

EDP_TXP[3]

EDP_TXN[0] Note:

EDP_TXN[0]

EDP_TXN[1] Note:

EDP_TXN[1]

EDP_TXN[2] Note:

EDP_TXN[2]

EDP_TXN[3] Note:

EDP_TXN[3]

EDP_TXP[0] Note:

EDP_TXP[0]

EDP_TXP[1] Note:

EDP_TXP[1]

EDP_TXP[2] Note:

EDP_TXP[2]

EDP_TXP[3] Note:

EDP_TXP[3]

EDP_TXN[0] Note:

EDP_TXN[0]

EDP_TXN[1] Note:

EDP_TXN[1]

EDP_TXN[2] Note:

EDP_TXN[2]

EDP_TXN[3] Note:

EDP_TXN[3]

EDP_TXP[0] Note:

EDP_TXP[0]

EDP_TXP[1] Note:

EDP_TXP[1]

EDP_TXP[2] Note:

EDP_TXP[2]

EDP_TXP[3] Note:

EDP_TXP[3]

EDP_TXN[0] Note:

EDP_TXN[0]

EDP_TXN[1] Note:

EDP_TXN[1]

EDP_TXN[2] Note:

EDP_TXN[2]

EDP_TXN[3] Note:

EDP_TXN[3]

EDP_TXP[0] Note:

EDP_TXP[0]

EDP_TXP[1] Note:

EDP_TXP[1]

EDP_TXP[2] Note:

EDP_TXP[2]

EDP_TXP[3] Note:

EDP_TXP[3]

EDP_TXN[0] Note:

EDP_TXN[0]

EDP_TXN[1] Note:

EDP_TXN[1]

EDP_TXN[2] Note:

EDP_TXN[2]

EDP_TXN[3] Note:

EDP_TXN[3]

EDP_TXP[0] Note:

EDP_TXP[0]

EDP_TXP[1] Note:

EDP_TXP[1]

EDP_TXP[2] Note:

EDP_TXP[2]

EDP_TXP[3] Note:

EDP_TXP[3]

EDP_TXN[0] Note:

EDP_TXN[0]

EDP_TXN[1] Note:

EDP_TXN[1]

EDP_TXN[2] Note:

EDP_TXN[2]

EDP_TXN[3] Note:

EDP_TXN[3]

EDP_TXP[0] Note:

EDP_TXP[0]

EDP_TXP[1] Note:

EDP_TXP[1]

EDP_TXP[2] Note:

EDP_TXP[2]

EDP_TXP[3] Note:

EDP_TXP[3]

EDP_TXN[0] Note:

EDP_TXN[0]

EDP_TXN[1] Note:

EDP_TXN[1]

EDP_TXN[2] Note:

EDP_TXN[2]

EDP_TXN[3] Note:

EDP_TXN[3]

EDP_TXP[0] Note:

EDP_TXP[0]

EDP_TXP[1] Note:

EDP_TXP[1]

EDP_TXP[2] Note:

EDP_TXP[2]

EDP_TXP[3] Note:

EDP_TXP[3]

EDP_TXN[0] Note:

EDP_TXN[0]

EDP_TXN[1] Note:

EDP_TXN[1]

EDP_TXN[2] Note:

EDP_TXN[2]

EDP_TXN[3] Note:

EDP_TXN[3]

EDP_TXP[0] Note:

EDP_TXP[0]

EDP_TXP[1] Note:

EDP_TXP[1]

EDP_TXP[2] Note:

EDP_TXP[2]

EDP_TXP[3] Note:

EDP_TXP[3]

EDP_TXN[0] Note:

EDP_TXN[0]

EDP_TXN[1] Note:

EDP_TXN[1]

EDP_TXN[2] Note:

EDP_TXN[2]

EDP_TXN[3] Note:

EDP_TXN[3]

EDP_TXP[0] Note:

EDP_TXP[0]

EDP_TXP[1] Note:

EDP_TXP[1]

EDP_TXP[2] Note:

EDP_TXP[2]

EDP_TXP[3] Note:

EDP_TXP[3]

EDP_TXN[0] Note:

EDP_TXN[0]

EDP_TXN[1] Note:

EDP_TXN[1]

EDP_TXN[2] Note:

EDP_TXN[2]

EDP_TXN[3] Note:

EDP_TXN[3]

EDP_TXP[0] Note:

EDP_TXP[0]

EDP_TXP[1] Note:

EDP_TXP[1]

EDP_TXP[2] Note:

EDP_TXP[2]

EDP_TXP[3] Note:

EDP_TXP[3]

EDP_TXN[0] Note:

EDP_TXN[0]

EDP_TXN[1] Note:

EDP_TXN[1]

EDP_TXN[2] Note:

EDP_TXN[2]

EDP_TXN[3] Note:

EDP_TXN[3]

EDP_TXP[0] Note:

EDP_TXP[0]

EDP_TXP[1] Note:

EDP_TXP[1]

EDP_TXP[2] Note:

EDP_TXP[2]

EDP_TXP[3] Note:

EDP_TXP[3]

EDP_TXN[0] Note:

EDP_TXN[0]

EDP_TXN[1] Note:

EDP_TXN[1]

EDP_TXN[2] Note:

EDP_TXN[2]

EDP_TXN[3] Note:

EDP_TXN[3]

EDP_TXP[0] Note:

EDP_TXP[0]

EDP_TXP[1] Note:

EDP_TXP[1]

EDP_TXP[2] Note:

EDP_TXP[2]

EDP_TXP[3] Note:

EDP_TXP[3]

EDP_TXN[0] Note:

EDP_TXN[0]

EDP_TXN[1] Note:

EDP_TXN[1]

EDP_TXN[2] Note:

EDP_TXN[2]

EDP_TXN[3] Note:

EDP_TXN[3]

EDP_TXP[0] Note:

EDP_TXP[0]

EDP_TXP[1] Note:



EDP_TXP[1]


EDP_TXP[2] Note:



EDP_TXP[2]

EDP_TXP[3

Main Board







CFG Straps for Processor

ref : Intel 544924_Skylake_EDS_Vol_1_Rev0.9 P.121

CFG[0] : Stall reset sequence after PCU PLL lock until de-asserted

- 1 : (Default) Normal Operation; No stall
- 0 : Stall

CFG[1] : Reserved Configuration Lane

Reserved Configuration Lane

CFG[2] : PCI Express® Static x16 Lane Numbering Reversal

- 1 : (Default) Normal Operation
- 0 : Lane Numbers Reversed

CFG[3] : Reserved configuration lanes

Reserved Configuration Lane

CFG[4] : eDP Enable

- 1 : Disabled
0 : Enabled

CFG[6:5] : PCI Express® Bifurcation

- 00 : 1 x8 , 2 x4 PCI Express*

- 01 : Reserved
- 10 : 2 x8 PCI Express*

- 11 : 1 x16 PCI Express*

CFG[7] : PEG Training

- 1 : (Default) PEG Train Immediately Following RESET# de-assertion
- 0 : PEG Wait for BIOS for Training


- U . PEG wait for BIOS for

CFG[19:8] : Reserved Configuration Lanes



Reserved Configuration Lanes

Intel 544924 Skylake_EDS_Vol_1_Rev0.9 P.121
Richard 20141209


DDR_VTT_CTRL:
System Memory Power Gate Control:
Disables the platform memory VTT regulator
in C8 and deeper and S3.
Ref:544924_544924_Skylake_EDS_Vol_1_Rev0.9.pdf P.120





CPU SIDEBAND SIGNALS






		Project Name	Rev
		N501VW	1.0
Title : CPU XDP			
Size	Dept.:	ASUSTek COMPUTER	Engineer: EE
B			
Date: Friday, December 18, 2015		Sheet	7 of 102

OPC Power Rails




151015 靠近CPU端放



20151102 add cap to decrease ripple


Main Source	1th PWR	2nd PWR	3rd PWR
AC_BAT_SYS	+1.0VSUS	+VCCST	+1.0V_VCCST
	+1.2V	+VDDQ_CPU	+1.0V_VCCPLL
	+VCCSA	+VCCPLL_OC	+VDDQ_CLK
	+VCCIO		
	+VCCSTG		








+VCCORE DECAPS Place Back Side (TOP)




+VCCGT DECAPS Place Back Side (TOP)




teknisi-indonesia



<Variant Name>

		Title : DDR4_ON-BOARD_A2	
ASUSTeK COMPUTER INC.		Engineer: EE	
Size Custom	Project Name N501VW		Rev 1.0
Date: Friday, December 18, 2015		Sheet 15 of 102	

Main Board

[illegible]

<Variant Name>




		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer: EE	
Size A	Project Name N501VW		Rev 1.0
Date: Friday, December 18, 2015		Sheet 17 of 102	


Figure 4-27. SKL H DDR4/DDR4-RS x8 Memory Down V_{REF-CA} Overview




SO-DIMM0 Vref



SKL H DDR4/DDR4-RS SO-DIMM V_{REF-CA} Overview



SO-DIMM1 Vref





Title : *****

ASUSTeK COMPUTER INC. NB3

Engineer: EE

Size

Project Name

Rev

C

N501VW

1.0


Date: Friday, December 18, 2015

Sheet 19 of 102

PCIe Setting

GL752VM PCIe Function define
Skylake HM170

HSIO	HSIO Capabilities	Function	SRC
	PCIeG (From GPU)	dGPU	SRC0
01	USB3#01	USB3_IO	
02	USB3#02 / SSIC#01	USB3.0 IO colay USB3.1	
03	USB3#03 / SSIC#02	USB3.0 IO colay USB3.1	
04	USB3#04		
05	USB3#05	USB3_IO	
06	USB3#06	USB3_IO	
07	USB3#07 / PCIe#01	CardReader_USB3(RSV)	SRC1
08	USB3#08 / PCIe#02	CardReader_PCIe/802.11AD(RSV)	SRC2
09	PCIe#03	WLAN	SRC3
10	PCIe#04 / GBE	GLAN & CardReader	SRC4
11	PCIe#05 / GBE		
12	PCIe#06	USB 3.1	SRC5
13	PCIe#07		
14	PCIe#08		
15	PCIe#09 / SATA#0 / GBE		
16	PCIe#10 / SATA#1	PCIe*4 SSD	SRC6
17	PCIe#11		
18	PCIe#12 / GBE		
19	PCIe#13 / SATA#0 / GBE		
20	PCIe#14 / SATA#1	ODD	
21	PCIe#15 / SATA#2	SATA SSD	
22	PCIe#16 / SATA#3		
23			
24			
25			
26			



USB Setting

N501VM USB Function define
Skylake HM170



USB 2.0	Function	USB 3.0	Function
USB2_01	USB3.0 MB Port1(Charger)	USB3_01	MB USB3.0 (Charger)
USB2_02	reserve for USB3.1	USB3_02	
USB2_03	reserve for USB3.1	USB3_03	
USB2_04	Camera	USB3_04	
USB2_05	USB3.0 IO Port1	USB3_05	USB3.0 IO Port1
USB2_06	USB3.0 IO Port2	USB3_06	USB3.0 IO Port2
USB2_07		USB3_07	
USB2_08		USB3_08	Card reader(PCIe)
USB2_09	BT		
USB2_10			
USB2_11			
USB2_12	Touchpanel		





N501VM PCIe/SATA Function define


PCIe-01	Function	PCIe-13 (SATA-0B)	Function	CLKREQ-0	Function
PCIe-02	Card Reader	PCIe-14 (SATA-1B)	reserve	CLKREQ-1	GPU
PCIe-03		PCIe-15 (SATA-2)	SSD	CLKREQ-2	CR
PCIe-04	reserve	PCIe-16 (SATA-3)		CLKREQ-3	WLAN
PCIe-05	TBT AR	PCIe-17 (SATA-4)		CLKREQ-4	
PCIe-06	TBT AR	PCIe-18 (SATA-5)		CLKREQ-5	TBT AR
PCIe-07	TBT AR	PCIe-19 (SATA-6)		CLKREQ-6	PCIe SSD
PCIe-08	TBT AR	PCIe-20 (SATA-7)		CLKREQ-7	
PCIe-09 (SATA-0A)	PCIe SSD			CLKREQ-8	
PCIe-10 (SATA-1A)	PCIe SSD			CLKREQ-9	
PCIe-11	PCIe SSD			CLKREQ-10~15	
PCIe-12	PCIe SSD				

R1.0-31







GPU CLKReq#



PCH CLKREQ Setting:





MB USB3.0 (Charger)

USB3.0 Port2 Colay USB3.1

USB3.0 IO Port2


USB3.0 IO Port1


USB3.0 Port2 Colay USB3.1




teknisi-indonesia



R1.05 R0.143











For USB3.1 Legacy support




ASUS		Project Name	Rev
		N501VW	1.0
Title : PCH-CPT(5)_LPC,SPI,SMBUS			
Size A	Dept.: ASUSTeK COMPUTER	Engineer: EE	
Date: Friday, December 18, 2015	Sheet	24	of 102



Supply	Value	Quantity	Type	Notes	Placement
VccMPHYPLL & VccPCIE3PLL (Pin A43, B43, C44, C45) Note 1, 3	2.2 uH	1	Series Inductor 0603	Rated at least 100 mA DCR = 0.33ohm +/- 30%	Recommended to be placed <3 mm from edge of package
	22 uF	2	Filter Capacitor (Vss) 0805	20%	
VccUSB2PLL & VccHDAPLL (Pin AJ5, AL5, AN19) Note 1, 3	2.2 uH	1	Series Inductor 0603	Rated at least 100 mA DCR = 0.33ohm +/- 30%	
	22 uF	2	Filter Capacitor (Vss) 0805	20%	
VccCLK5 (Pin K2, K3) Note 1, 3	2.2 uH	1	Series Inductor 0603	Rated at least 100 mA DCR = 0.33ohm +/- 30%	
	22 uF	2	Filter Capacitor (Vss) 0805	20%	




SPI Power




1st SPI ROM


Main: 05006-00010500 (fixed quad bit)



System Management Interface




SMBus Interface



R0.1-13 R1.0-01

CPU,VGA Thermal Sensor
Power Thermal Sensor

		Project Name	Rev
		N501VW	1.0
Title : PCH-XDP			
Size			
B	Dept.: ASUSTeK COMPUTER	Engineer:	EE
Date: Friday, December 18, 2015		Sheet	29 of 102










Only 3V Torlence

```
GPB[0,1,2,3,4,5,6]
GPC[3,4,5,6,7]
GPD[0,4,6,7]
GPE[4]
GPF[6,7]
GPH[7]
GPI[0:7]
GPJ[0:7]
```


Can be adjusted to
Open-Drain for port:

GPA0~GPA3
GPB0~GPB7
GPD0~GPD7
GPE0~GPE7
GPF0~GPF7
GPH0~GPH6
GPJ0~GPJ5







EC Require



R1.0-25 R1.0-38 To CC logic at p49




<Variant Name>




Reset Circuit

Pull up +3VSG through R7507(10kOhm=>100kOhm)
 When +3VSG ready, R7507(10kOhm) and R5006(7.5kOhm) will be in pallel.
 The CPU temperature point is protected ahead of time.
 Increasing R7507 value can reduce to affect R5006.



Battery embedded (press pwr_sw 10sec, then reset ec)




EC power off solution:
 Solution1 Mount R3206, D3201/ Unmount R3216
 Solution2 Mount R3206/R3216/ Unmount D3201- for reserved 0402 footprint

R1.2-65

ASUS		Title : RST_Reset Circuit	
ASUSTek COMPUTER		Engineer: EE	
Size	Project Name	Rev	
B	N501VW	1.0	
Date: Friday, December 18, 2015		Sheet	52 of 102

The distance from L3301 to C3347 within 200 mil.

33/34 pin ground pad
need ground via



CLKREQ_GLAN#, PCIE_WAKE#
should be PU on the host side

PCIE Tx,Rx方向是以PCH為觀點
Chip Pin TX,RX是以Chip為觀點

C3348, C3310 close to pin 23 reserved for SWR mode

07G010272501

X3301
25.00MHZ

1 3 2

X1_LAN X2_LAN

C3306 12PF/50V
/XTAL


C3307 12PF/50V
/XTAL

GND GND GND

1st: P/N:07G010272501 TXC/7V25000011

2nd: P/N:07G010952500 HOSONIC/E3FB25



Realtek suggests 3V_LAN raise time >1ms






2nd Source: P/N:12014-00035500 SINGATRON/2RJ1648-000111F

J3402 SR2
P/N : 12014-00692700



2012/2/16 EMI









Title : LAN_*****

ASUSTeK COMPUTER INC. NB3

Engineer: EE


Size	Project Name
C	N501VW

Rev
1.0






Headphone&MIC

HP & MIC Connector




2015.12.16 EMI Reserve



Place close to pin 13

www.teknisi-indonesia.com





Title : CB_*****

ASUSTeK COMPUTER INC. NB3

Engineer: EE

Size	Project Name
A	N501VW

Rev
1.0




Title : **Card Reader-RTS5226**

ASUSTeK COMPUTER INC. NB1

Engineer: **EE**


Size	Project Name
C	N501VW

Rev
1.0




LPC Debug Port

R1.0-24




12018-00103200


<Variant Name>

		Title : DEBUG_LPC	
ASUSTeK COMPUTER INC. NB1		Engineer: EE	
Size A	Project Name N501VW		Rev 1.0
Date: Friday, December 18, 2015		Sheet 44 of 102	


LCD Power switch




Panel BL Power




eDP Panel Conn.




eDP from CPU




MIC




Camera module





Panel




Touch Panel





For EMI





<Variant Name>



R0.1-40



H/W Strapping





1.05VSUS LDO IN

1.05VSUS LDO OUT





ASM1142

06050-00090100


DP Repeater_PS8330B



Follow SKL-H PDG 5.4.4 P150
Figure 5-13. DisplayPort*
Auxiliary Channel Dual Mode Support Protection Circuit



CPU Thermal Sensor




Temp.	Resistor
75	2kOhm
90	7.5kOhm
100	10.5kOhm
105	14kOhm
110	18.7kOhm


Reserve for
powr noise




DC FAN Control




DC FAN Control :






SATA Connector		
Pin	net	Note
P15	NC	
P14	NC	
P13	NC	
P12	Ground	
P11	NC	
P10	Ground	
P9	+5V	power
P8	+5V	
P7	+5V	
P6	Ground	
P5	Ground	
P4	Ground	
P3	Devsip	Impedance 50Ω
P2	+3V	power
P1	+3V	
S7	Ground	
S6	SATA_RX_P	Differential Pairs, Impedance 85Ω
S5	SATA_RX_N	Differential Pairs, Impedance 85Ω
S4	Ground	
S3	SATA_TX_N	Differential Pairs, Impedance 85Ω
S2	SATA_TX_P	Differential Pairs, Impedance 85Ω
S1	Ground	



20 pin HDD Board connector		
Pin	net	Note
pin1	Ground	
pin2	NC	
pin3	+5V	power
pin4	+5V	
pin5	+5V	
pin6	+5V	
pin7	NC	
pin8	Ground	
pin9	Devsip	Impedance 50Ω
pin10	NC	
pin11	+3V	power
pin12	+3V	
pin13	NC	
pin14	Ground	
pin15	SATA_RX_P	Differential Pairs, Impedance 85Ω
pin16	SATA_RX_N	Differential Pairs, Impedance 85Ω
pin17	Ground	
pin18	SATA_TX_N	Differential Pairs, Impedance 85Ω
pin19	SATA_TX_P	Differential Pairs, Impedance 85Ω
pin20	Ground	



USB3.0
EMI-Protection

12/10/25
LS201, LS202,LS207, LS208
09G092090400



From PCH



USB2.0 EMI-Protection



2015.12.16 EMI solution

30.57.63.88


SUSC_ECF



2015.12.15 EMI solution

USB3.0_Port 0

N501 0808 change temp footprint



12013-00040700





Title : **USB3_*******

ASUSTeK COMPUTER INC

Engineer: **EE**

Size

Project Name

Rev

C

N501VW




1.0

Date: **Friday, December 18, 2015**

Sheet **54** of **102**


2014/05/29 Add HDD & SSD LED control circuit.

HDD LED




HALL SENSOR


06G036022010 06G051016011




OS LED






CAP LED








WireLess LED






SUSC_EC# turn off discharge before +12V ON
+12V turn on discharge after SUSC_EC# OFF












VCCST_PWRGD for PCH




www.teknisi-indonesia.com




HDD LED N501 0721




Battery Connector



Battery Connector



<Variant Name>

		Title : BT_Blueetooth	
ASUSTeK COMPUTER INC. NB1		Engineer: EE	
Size A	Project Name N501VW		Rev 1.0
Date: Friday, December 18, 2015		Sheet 61 of 102	



Title : I/O board(1-1)_CR_RTS5139

ASUSTeK COMPUTER INC. NB3


Engineer: EE

Size	Project Name
C	N501VW


Rev
1.0

USB3.0
EMI-Protection

12/10/25
L5201, L5202, L5207, L5208
09G092090400




From PCH




USB2.0 EMI-Protection




R1.1-4/13-5



R1.1-4/13-5




N501 USB Power




USB3.0/USB 2.0
ESD-Protection



R1.1-4/13-5




<Variant Name>



<Variant Name>

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer:	EE
Size	Project Name		Rev
A	N501VW		1.0
Date:	Friday, December 18, 2015	Sheet	66 of 102




<Variant Name>

		Title : OTH_for test only	
ASUSTeK COMPUTER INC. NB1		Engineer: EE	
Size A	Project Name N501VW		Rev 1.0
Date: Friday, December 18, 2015		Sheet 68 of 102	




2015.10.07 For EMI Request





2015.12.16 EMI Reserve

PCI EXPRESS_Graphics


REVERSED Type PCIE X16




Control Signal from PCH




MEMORY: GPU FB Partition A





MEMORY: GPU FB Partition D



MEMORY: GPU FB Partition B



MEMORY: GPU FB Partition C



MF=0 Normal


FBB Partition Memory (1 of 2)

GDD5 MODE SELECTION

MODE	MF	DSCL	DSCL
00	0	0000	0000
01 (Normal)	0	0000	0000
02 (Normal)	0	0000	0000



OK External Termination



R1-2-00 R1-2-00

USE GDD5 VDIM 128MB x 32 (32MB)

Set PHL_0000-000000 PHL_0000-000000 PHL_0000-000000 PHL_0000-000000 PHL_0000-000000

Set PHL_0000-000000 SAMUNGK4G4128P7-VC120 32MB Set



Set PHL_0000-000000 MicronD9W64G64000-000 PHL_0000-000000

FBB Partition Memory (2 of 2)

MF=1 Mirror



OK External Termination




R1-2-00 R1-2-00

USE GDD5 VDIM 128MB x 32 (32MB)


Set PHL_0000-000000 PHL_0000-000000 PHL_0000-000000 PHL_0000-000000 PHL_0000-000000

Set PHL_0000-000000 SAMUNGK4G4128P7-VC120 32MB Set


Set PHL_0000-000000 MicronD9W64G64000-000 PHL_0000-000000




VRAM Chanel A



VRAM Chanel B




VRAM Chanel C




VRAM Chanel D

www.teknisi-indonesia.com


VRAM PWR FBVDDQ







2015.05.13 Follow NV Suggest



Place near GPU



LVDS




DP (Intel Thunderbolt)










EDP (2Lane Panel)




HDMI




Skylake IMVP8 Power [For CPU]




		Project Name	Rev
		GL502VT	1.0
Title : POWER_+VGFX_CORE			
Size			
A	Dept.:	NB Power team	Engineer: Marshall Li
Date: Friday, December 18, 2015		Sheet	82 of 102

+1.0VSUS Discharge for OFF sequence



<Variant Name>

		Project Name		Rev	
		Skylake-H		R1.0	
Title : PW_+VCCIO					
Size A3		Dept.: NB Power Team		Engineer: Benson	
Date: Friday, December 18, 2015			Sheet 84 of 102		



Project Name

GL502VT

Rev

1.0

Title : POWER_VGFX_CORE

Size

A


Dept.: NB Power team

Engineer: Marshall Li




Date: Friday, December 18, 2015



Sheet 85 of 102

+1.2V / +VTT / +2.5V[For Memory]



Main Board






Address Selection Table

Address	0x7E	0x7C	0x7A	0x78	0x76	0x74	0x72	0x70
PR9001	10k	1.5k	2k	3.6k	3.9k	4.3k	5.1k	6k
PR9002	Open	8.2k	6.2k	6.8k	4.7k	3.6k	2.7k	2k


Register Address




Address	0x00	0x01	0x02	0x03	0x04	0x05	0x06
R/W	W	W	W	R	R	R	R
Function	Temp. alert threshold setting			Sensed temp. data			bit 4 = 0 bit 5 = 0 bit 6 = 0 When ALERT# assert



<Variant Name>

ASUS		Project Name	Rev
Skylake-H			R1.0
Title : PW_PROTECTION			
Size	Dept.:	Engineer:	
A4	NB Power Team	Benson	
Date: Friday, December 18, 2015	Sheet	90	of 102






PR9221	APW6001Q_Vout
3.8kohm	1.0V
4.82kohm	1.05V
6.2kohm	1.2V
8.2kohm	1.35V
10.5kohm	1.5V

*Variant Name

7





Project Name

GL502VT

Rev

2.3

Title : **INPUT SENSE**

Size


Custom


Dept.: **ASUS PWR NB1**


Engineer: **Marshall Li**

Date: Friday, December 18, 2015


Sheet 94 of 99

		Project Name	Rev
		GL502VT	1.0
Title : POWER_+VGFX_CORE			
Size	Dept.:	Engineer:	
B	NB Power team	Marshall Li	
Date:	Friday, December 18, 2015	Sheet	95 of 102


		Project Name	Rev
		GL502VT	1.0
Title : POWER_+VGFX_CORE			
Size B	Dept.: NB Power team	Engineer:	Marshall Li
Date: Friday, December 18, 2015		Sheet	96 of 102







<Variant Name>

		Project Name	Rev
		Skylake-H	R1.0
Title : PW_OV			
Size A	Dept.: NB Power team	Engineer: Benson	
Date: Friday, December 18, 2015	Sheet	97	of 102


+1.5VS




		Project Name	Rev
GL502VT			1.0
Title : POWER +V1.5VS			
Size	Dept.:	Engineer:	
A4	NB Power team	Benson	
Date: Friday, December 18, 2015	Sheet	98	of 102




teknisi-indonesia






HD Audio





HDA_SYNC (On-Die PLL VR voltage select):
Rising edge of RSMRST# pin
High:1.5V, Low:1.8V (default)





AC2_SDOUT is a signal used for Flash Descriptor security Override/RE debug mode
HIGH : get overridden, LOW : disable override


Main Source	1th PWR	2nd PWR	3rd PWR	4th
+RTCBAT	+RTC_BAT	+3VA_RTC		
AC_BAT_SYS	+1.0VUS	+VCCST	+1.0V_VCCST	
	+1.2V			
	+3VAO	+3VA	+3VA_EC	
	+3VA_DSW	+3VSUS	+3VSUS_PCH	+VCCPAZIO
	+3VS			




eSPI or LPC	TLS Confidentiality	Top Swap Override
+3V3US	+3V3US	+3V3US
PCH_GPPC3	PCH_GPPC2	PCH_GPPB14
PU Enable	PU Enable	PU Enable
PD Disable (default)	PD Disable (default)	PD Disable (default)




SMBUS	LAN PWREN PU by refer 546884 PDG
+3V3US	+3V3US
PCH_GPPC3	PCH_GPPC2
PU Enable	PU Enable
PD Disable (default)	PD Disable (default)




PS8201_PRE	
	pre-emphasis
L	0 dB
M	1.6 dB
H	2.5 dB



	HDMI_EQ
L	6.5dB@3Gbps
M	3dB@3Gbps
H	9.5dB@3Gbps






	CFG_PS8201
L	HDMI ID disable
H	HDMI ID enable




Reverse R4812, Mount R4813 Pull-down

HDMI Active-Level Shift




HDMI PWR_+5VS_HDMI






12/21/11
For HDMI Design IP R1.4
Del D4801
Add Q4803 07G005047212
F4801->07G014075310
L4802->09G013120802

HDMI LDO 1.5VS




2015.11.12 Change U4602 for original source EOL



HDMI Conn.



PCH USB3.0



ASM1142 USB3.1





Set CC
I limit = 3A

teknisi-indonesia


CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A

Type C Con. & USB3.0 EMI prot






2013-00112800
Must check layout footprint


Type-C CC logic IC PI5USB30216 & VBUS POWER_Switch



	Min	Typ	Max	R4945
Current Limit Threshold (mA)	112	212	313	100kohm
	911	1028	1145	20kohm
	1566	1696	1826	12kohm



<Variant Name>

		Title : I/O board(1-3)_USB	
ASUSTeK COMPUTER INC. NB1		Engineer: EE	
Size A	Project Name N501VW		Rev 1.0
Date: Friday, December 18, 2015		Sheet 64 of 102	




FBA Partition Memory (1 of 2)

GDD5 MODE SELECTION

MODE	MF	EDC1	EDC2
x16	8	0	1000
x32	8	1000	1000
x16 mirrored	1000	1000	8
x32 mirrored	1000	1000	1000



CK External Termination





91.3-92 91.3-93

USB GDDR5 VRAM 128Mb x 2 (512MB)
1st: PIN:03008-0003100 HYNIXHG5GCH2MFR-T2C (M-die) ,Strap: 0x3
2nd: PIN:03008-0003000 SAMSUNGK4G41325FC-HC03 ,Strap: 0x3
3rd: PIN:03008-00030400 Micron9EDW6032BAGG-60-F (B-die) ,Strap: 0x4

FBA Partition Memory (2 of 2)



CK External Termination




95.2-92 95.2-4

LSI: GIGABYTE VRAM 128MB x 32 (512MB)




teknisi-indonesia

PRB056	M series	G series
65W	13.3Kohm	-
90W	10Kohm	-
120W	10Kohm	40.2Kohm
180W	-	28.7Kohm
230W	-	24.3Kohm

+3VA_DSW / +5VSUS [System Power]



請 check 整份線路 +12VSUS total 並聯對地電阻不得小於10kOhm



Adaptor Mode (IMVP8)							
	B0	CB	S3	D3S	S4	S5	S5 with USB Charger+
PS_ON	1	-	1	-	1	-	1
3VADSW_ON	1	-	1	-	1	-	1
3VSUS_ON	1	-	1	-	1	-	0
6VSUS_ON	1	-	1	-	1	-	0
1.35V_ON	1	-	1	-	0	-	0
SUSC_EC#	1	-	1	-	0	-	0
SUSC_EC#	1	-	0	-	0	-	0

Battery Mode (MVP3)							
	S0	CS	S3	DS3	S4	S5	S5 with USB Charger+
PS_ON	1	-	-	-	1	0	1
3VADSW_ON	1	-	-	-	1	0	0
3VSUS_ON	1	-	-	-	0	0	0
5VSUS_ON	1	-	-	-	1	0	1
1.35V_ON	1	-	-	-	1	0	0
SUSC_ECH	1	-	-	-	0	0	0
SUSC_ECH	1	-	-	-	0	0	0

